Jaekwang Yun

System Semiconductor

Position

Assistant Professor

Tel.

+82 10-3318-6740

E-Mail

jaekwang@gachon.ac.kr

Location

Room 6-18, Semiconductor

About:

The Mixed-signal & Advanced Generation IC Design Lab (MAGIC) is dedicated to advancing the state-of-the-art in semiconductor circuit and system design. Our research spans next-generation memory interfaces, AI hardware accelerators, high-speed wireline communication circuits, clocking systems, power management circuits, and low-power mixed-signal ICs. By developing innovative architectures and design methodologies, we aim to address emerging challenges in future computing and communication systems while contributing to both academic research and industrial innovation.

Education:
  • 17.03 ~ 24.08 Electrical Engineering Seoul National University(SNU) Ph. D.

  • 11.03 ~ 16.02 Electrical Engineering Seoul National University(SNU) B.S.

Experience:
  • 24.08~ 25.02 SK Hynix DRAM TL

Honors & Specialities:
  • 2026.04 “A Fully Integrated 16-MHz Voltage-Mode Relaxation Oscillator with Current Calibration for Temperature Compensation” in IEEE Transactions on Circuits and Systems II: Express Briefs

  • 2026.03 “A Single-Ended MTA PAM-4 Receiver With Analog-Front-End Nonlinearity Compensation Using MTA-Error Correction Scheme for Memory Interfaces” in IEEE Access

  • 2025.11 “A 24-Gb/s/pin Single-Ended PAM-3 Transmitter With 8-bit/6-UI Encoding based partial-MTA for Low-Power Memory Interfaces,” in 2025IEEE Asian Solid-State Circuits Conference (A-SSCC)

  • 2025.10 “Energy-Efficient Single-Ended Capacitive PAM-4 Transceiver for Next-Generation HBM Interfaces,” in 2025IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)

  • 2025.10 “MTA-Coded PAM-4 Receiver with Decision Feedback Power Saving Scheme and Partial DFE for Low-Power Memory Interfaces,” in 2025IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)

  • 2024.09 “A Single-Ended Impedance-Matched Transmitter With Single Ring-Oscillator-Based Time-Domain ZQ Calibration for Memory Interfaces,”in IEEE Journal of Solid-State Circuits

Start your journey at Gachon Semiconductor College

Join a vibrant community of thinkers, creators, and leaders.

CTA Image
Image
Image

Start your journey at Gachon Semiconductor College

Join a vibrant community of thinkers, creators, and leaders.

CTA Image
CTA Image

Start your journey at Gachon Semiconductor College

Join a vibrant community of thinkers, creators, and leaders.

CTA Image
CTA Image